LogoSystem/360 Model 195

Jump To Main Content

Jump Over Banner

Home

Jump Over Left Menu

System/360 Model 195

Overview

360/195 Birth

RAL 195 History

Technology

Buffer Store

Parallel Operations

Configuration

Wake

Return

This site is best viewed using a browser with either native SVG support or an SVG Plug-in

Access Key Details

Technology: 360/195

Circuit Technology

The 360/195 used monolithic integrated ECL circuits for the arithmetic and logic operations in the central processor combined with the 32 Kbyte high speed buffer memory. Each silicon memory chip was about 0.125 inches square and consisted of 664 transistors and diodes etc. Each memory chip stored 64 bits of data. Two memory chips were mounted on a 0.5 inch ceramic substrate.

The monolithic circuits transmitted signals in 3-5 nanosecs. Each chip contains from two to four circuits.

2880 Channel

2880 Channel
Large View

Buffer Control Card

Buffer Control Card
Large View

general Register Card

general Register Card
Large View

Storage Module Power Card

Storage Module Power Card
Large View

Close-up of 360/195 Console

Close-up of 360/195 Console
Large View