Contact us Heritage collections Image license terms
HOME ACL ACD C&A Literature Technology
Further reading: □ Overview □ 360/195 birth □ RAL 195 history □ Technology □ Buffer Store □ Parallel operations □ Configuration □ 370 Reference □ 195 characteristics □ 195 operations □ Wake programme □ Wake
INF CCD CISD Archives Contact us Heritage archives Image license terms

Search

   
⟶ C&A ⟶ Technology ⟶ IBM 360/195
⟶ C&A ⟶ Technology ⟶ IBM 360/195
ACL ACD C&A INF CCD CISD Archives
Further reading ⇓

□ Overview
□ 360/195 birth
□ RAL 195 history
□ Technology
□ Buffer Store
□ Parallel operations
□ Configuration
□ 370 Reference
□ 195 characteristics
□ 195 operations
□ Wake programme
□ Wake

Parallel Operations

The 360/195 CPU was divided into five separate units:

  1. Processor storage
  2. Storage bus control
  3. Instruction processor
  4. Fixed-point processor
  5. Floating-point processor

This allowed the 360/195 to overlap and process 7 different operations at the same time. Each processor units operated concurrently and each could perform several operations simultaneously. For example, the floating-point processor could handle up to two additions and a multiplication at one time, markedly reducing the time required to execute instructions and process information.

⇑ Top of page
© Chilton Computing and UKRI Science and Technology Facilities Council webmaster@chilton-computing.org.uk
Our thanks to UKRI Science and Technology Facilities Council for hosting this site