Contact us Heritage collections Image license terms
HOME ACL ACD C&A INF CCD Mainframes Super-computers Graphics Networking Bryant Archive Data Literature
Further reading □ OverviewIBM 3090 □ 3090 Brochures □ Large systemsApplicationsProcessor UnitModulesSupport UnitsPROFS □ 1992 onwards □ DEC 7000 serviceDEC 7000 technical descriptionDEC 3000 serviceDEC 3000 technical designCentral Simulation Facility (CSF)
CISD Archives Contact us Heritage archives Image license terms

Search

   
CCDMainframes :: Mainframes
CCDMainframes :: Mainframes
ACL ACD C&A INF CCD CISD Archives
Further reading

Overview
IBM 3090
3090 Brochures
Large systems
Applications
Processor Unit
Modules
Support Units
PROFS
1992 onwards
DEC 7000 service
DEC 7000 technical description
DEC 3000 service
DEC 3000 technical design
Central Simulation Facility (CSF)

DEC 7000

The DEC 7000 service was launched at the end of 1992 as one of the services that would gradually take over the scientific 'scalar' (non-supercomputing) workload from the IBM 3090. It was a three-processor shared memory system using DEC's recently announced 64-bit Alpha RISC chip, and it ran the OpenVMS operating system. The processor cycle time was 5 nsec, which was faster than the Cray Y-MP's 6 nsec but lacking the Y-MP's elaborate vector processing architecture. On average the performance of one of the DEC processors was about three times the performance of an IBM 3090 processor, with variations from code to code.

The service was available to users funded by any of the Boards of SERC through the same peer review arrangements as for the IBM service, and to other users on a payment basis. In practice the largest user was particle physics.

Related literature

⇑ Top of page
© Chilton Computing and UKRI Science and Technology Facilities Council webmaster@chilton-computing.org.uk
Our thanks to UKRI Science and Technology Facilities Council for hosting this site