Contact us Heritage collections Image license terms
HOME ACL ACD C&A Literature Technology
Further reading: □ Overview □ Panels A, B and C □ Panel D □ Panel E □ Panel F □ Panel G □ Panel H □ Panel J □ Panel K □ Panel L □ Panel M □ Panel N □ Abbreviations
INF CCD CISD Harwell Archives Contact us Heritage archives Image license terms

Search

   
⟶ C&A ⟶ Technology ⟶ 195_Maintenance
⟶ C&A ⟶ Technology ⟶ 195_Maintenance
ACL ACD C&A INF CCD CISD Archives
Further reading ⇓

□ Overview
□ Panels A, B and C
□ Panel D
□ Panel E
□ Panel F
□ Panel G
□ Panel H
□ Panel J
□ Panel K
□ Panel L
□ Panel M
□ Panel N
□ Abbreviations

Panel L

Panel L

Panel L was used by both the Custom Engineer (CE) and the 360/195 operator (usually at the request of a CE when some malfunction occurred). See Operator Intervention for details.

The left-hand section was predominantly used by the Customer Engineers. The System Console Test section allowed engineers to step slowly through a sequence of instructions checking the light configurations as they went along. Both a single step mode and a slow execution mode were possible.

The middle row of switches allowed various diagnostics to be performed with the use of the central Cyclic Program Counter.

See 360/195 Functional Characteristics for more detailed information.

SYSTEM CONSOLE TEST PROCESS CNSC OSC RESET SINGLE STEP SINGLE STEP HOLD MPLE STEP STORAGE RECONFIGURATION BSM INHIBIT NORMAL LO BSM HI BSM LOWER BANK UPPER BANK LO BSM HI BSM 7 8 9 A B C D E F 0 1 2 3 4 5 6 CYCLIC PROGRAM COUNTER ENTRY 7 8 9 A B C D E F 0 1 2 3 4 5 6 7 8 9 A B C D E F 0 1 2 3 4 5 6 STORAGE TEST PROCESS STOP ON NO CMPR STOP ON PTY CHK/ NO CMPR STOP ON PTY CHK STOP ON COMPARE ADDRESS COMPARE PROCESS INSN SCU STORE CHAN S/F CHAN S/F SCU STORE SOFT STOP CPC HARD STOP INSN SCU STORE CHAN S/F INSN CPC LOOP RATE PROCESS SINGLE CYCLE SINGLE PULSE LOWER BANK UPPER BANK INSN STEP MPLE STEP BLOCK DO RESET REVERSE CBR PTYS ENTER INSTRUCTION CBR STOR BLOCK SCAN REPEAT RPT& RESET RPT STORAGE RCNFGN OVRD INHIBIT OVERLAP DIAGNOSE EQUIVALENT MCW ACTIVE CHAN SIM CPU DISABLE INTERVAL TIMER DECIMAL ALTN SIGN SEG 1 INHIBIT REPLACE SCU BUFFER SEGMENTS SEG 2 SEG 3 SEG 4 ADDRESS INCREMENT 1-UP S/D BEAT BSM 16 WAY ADR BSM 8 WAY STORAGE TEST STO FETCH BLOCK MPX CHAN MODE BLOK MODE SEL SYSTEM CONSOLE TEST HARD STOP FORCE MACH CHK LAMP TEST CBR-CXR CBR TO ONES START STORAGE TEST START STOP 25 30 35 40 45 50 55 60 65
⇑ Top of page
© Chilton Computing and UKRI Science and Technology Facilities Council webmaster@chilton-computing.org.uk
Our thanks to UKRI Science and Technology Facilities Council for hosting this site